

TOP SECRET




FIG. 1

FIG. 2




FIG. 2

The diagram shows a memory module 300 with multiple columns labeled COLUMN #1, COLUMN #2, COLUMN #N-1, and COLUMN #N. Each column contains a series of memory cells. The cells are organized into rows, with word lines 310a-310e and bit lines 312a-312e. Sense amplifiers 308a-308e are located at the bottom of each column, connected to the bit lines. A global sense amp 302 is connected to the sense lines 306 and the global line 304.




FIG. 4




FIG. 5




FIG. 6

FIG. 7




FIG. 7





FIG. 8






FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B




FIG. 16





FIG. 17






FIG. 19




FIG. 20




FIG. 21




FIG. 22A




FIG. 22B